Mixed-Domain Fast Simulation of RF and Microwave MEMS-based Complex Networks within Standard IC Development Frameworks

Jacopo Iannacci

Fondazione Bruno Kessler – FBK, MemSRaD Research Unit
Italy

1. Introduction

MEMS technology (MicroElectroMechanical-System) has been successfully employed since a few decades in the sensors/actuators field. Several products available on the market nowadays include MEMS-based accelerometers and gyroscopes, pressure sensors and micro-mirrors matrices. Beside such well-established exploitation of MEMS technology, its use within RF (Radio Frequency) blocks and systems/sub-systems has been attracting, in recent years, the interest of the Scientific Community for the significant RF performances boosting that MEMS devices can enable. Several significant demonstrators of entirely MEMS-based lumped components, like variable capacitors (Hyung et al., 2008), inductors (Zine-El-Abidine et al., 2003) and micro-switches (Goldsmith et al., 1998), are reported in literature, exhibiting remarkable performance in terms of large tuning-range, very high Q-Factor and low-loss, if compared with the currently used components implemented in standard semiconductor technology (Etxeberria & Gracia, 2007, Rebeiz & Muldavin, 1999). Starting from the just mentioned basic lumped components, it is possible to synthesize entire functional sub-blocks for RF applications in MEMS technology. Also in this case, highly significant demonstrators are reported and discussed in literature concerning, for example, tuneable phase shifters (Topalli et al., 2008), switching matrices (Daneshmand & Mansour, 2007), reconfigurable impedance matching networks (Larcher et al., 2009) and power attenuators (Iannacci et al., 2009, a). In all the just listed cases, the good characteristics of RF-MEMS devices lead, on one side, to very high-performance networks and, on the other hand, to enabling a large reconfigurability of the entire RF/Microwave systems employing MEMS sub-blocks. In particular, the latter feature addresses two important points, namely, the reduction of hardware redundancy, being for instance the same Power Amplifier within a mobile phone suitable both in transmission (Tx) and reception (Rx) (De Los Santos, 2002), and the usability of the same RF apparatus in compliance with different communication standards (like GSM, UMTS, WLAN and so on) (Varadan, 2003). Beside the exploitation of MEMS technology within RF transceivers, other potentially successful uses of Microsystems are in the Microwave field, concerning, e.g., very compact switching units, especially appealing to satellite applications for the very reduced weight (Chung et al., 2007), and phase shifters in order to electronically steer short
and mid-range radar systems for the homeland security and monitoring applications (Maciel et al., 2007).

Given all the examples reported above, it is straightforward that the employment of a proper strategy in aiming at the RF-MEMS devices/networks optimum design is a key-issue in order to gain the best benefits, in terms of performance, that such technology enables to address. This is not an easy task as the behaviour of RF-MEMS transversally crosses different physical domains, namely, electrical, mechanical and electromagnetic, leading to a large number of trade-offs between mechanical and electrical/electromagnetic parameters, that typically cannot be managed within a unique commercial simulation tool.

In this chapter, a complete approach for the fast simulation of single RF-MEMS devices as well as of complex networks is presented and discussed in details. The proposed method is based on a MEMS compact model library, previously developed by the author, within a commercial simulation environment for ICs (integrated circuits). Such software tool describes the electromechanical mixed-domain behaviour typical of MEMS devices. Moreover, through the chapter, the electromagnetic characteristics of RF-MEMS will be also addressed by means of extracted lumped element networks, enabling the whole electromechanical and electromagnetic design optimization of the RF-MEMS device or network of interest. In particular, significant examples about how to account for the possible non-idealities due to the employed technology as well as for post-processing steps, like the encapsulation of the MEMS within a package, will be reported. The optimization methodology, along with practical hints reported in this chapter, will help the RF-MEMS designer in the fast and proficient reaching of the optimum implementation that maximizes the performance of the device/network he wants to realize within a certain technology.

2. MEMS Compact Model Software Library

The MEMS compact model library adopted in the next pages, for the simulation of RF-MEMS devices and networks, has been previously developed by the author within the Cadence™ IC framework by using the VerilogA® HDL-based (hardware description language) syntax (Jing et al., 2002). The library features basic components, that are described by suitable mathematical models, and that connect with the surrounding elements by means of a reduced number of nodes. This enables the composition of complex MEMS devices geometries at schematic-level, as it is usually done when dealing with standard electronic circuits. The most important components available in the library are the rigid plate electrostatic transducers (realizing suspended air-gaps) and the flexible straight beam defining the elastic suspensions. Beside such main elements, the library also includes anchoring points and mechanical stimuli (like forces and displacements) in order to apply the proper boundary conditions to the analyzed MEMS structure schematic. The air-gap and flexible beam models are described more in details in the following two subsections.

2.1 Suspended Rigid Plate Electromechanical Transducer

Being this element a rigid body, the mechanical model is rather simple as it is based on the forces/torques balancing between the four plate vertexes, where the nodes are placed and where the plate is connected to other elements, and the centre of mass (Fedder, 2003). The model includes 6 DOFs (degrees of freedom) at each vertex, namely, 3 linear displacements and 3 rotation angles around the axes. Fig. 1 shows the schematic of the rigid plate in a
generic position in space where all the DOFs are highlighted for each of the 4 vertexes labelled as NW, NE, SE and SW (North-West, North-East, South-East and South-West, respectively). The forces/torques applied to each node are transferred and summed into the centre of mass (CM in Fig. 1) according to the well-known equation of dynamics:

\[ F = mA \]  

where \( F \) is the applied force, \( m \) the mass of the plate and \( A \) its acceleration in a certain direction. The force/torque contributions are summed separately depending on the DOF/DOFs involved.

Fig. 1. Schematic of the rigid suspended plate in a generic position with all the 24 DOFs highlighted (6 DOFs per each vertex, namely, 3 linear DOFs and 3 rotational DOFs).

The rigid plate element also includes a contact model that manages the collapse onto the underneath electrode (pull-in) and the transduction between the electrical and mechanical domain, accounting for the capacitance and the electrostatic attractive force, between the suspended plate and the underneath electrode, when a biasing voltage is applied to them. Such magnitudes are calculated starting from well-known basic formulae, used in electrostatics, that have been extended to a double integral closed form, accounting for the most generic cases, when the plate assumes non-parallel positions with respect to the substrate. Given this consideration, the capacitance and electrostatic force are expressed as follows:

\[ C = \frac{\varepsilon}{\sigma} \iint_{W} dxdy Z(x, y, \theta_x, \theta_y, \theta_z) \]
\begin{equation}
F = \frac{1}{2} \frac{\varepsilon V^3}{\sigma^2} \int_{-\frac{L}{2}}^{\frac{L}{2}} \int_{-\frac{W}{2}}^{\frac{W}{2}} \frac{dx dy}{Z(x, y, \theta_x, \theta_y, \theta_z)^2}
\end{equation}

where \( \varepsilon \) is the permittivity of air, \( W \) and \( L \) are the plate dimensions, \( V \) is the voltage applied between the two plates and \( \sigma \) is a coefficient that accounts for the curvature of the electric field lines, occurring when the plate is tilted (i.e. non-parallel to the substrate). Note that the punctual distance \( Z \) between the suspended plate and the underlying electrode depends on the coordinates of each point integrated over the plate area and on the three rotation angles \( \theta_x, \theta_y \) and \( \theta_z \). The electrostatic transduction model also accounts for the effects due to the presence of holes on the plate surface, needed in order to ease the sacrificial layer removal, and to the fringing effects due to the distortion of the electric field lines in the vicinity of plate and holes edges. Finally, the description of the plate dynamics is completed by a model accounting for the viscous damping effect due to the air friction. Such model is based on the squeeze-film damping theory, and takes into account the presence of holes on the plate area. All the just listed rigid plate model features are not described here but are available in details in (Iannacci, 2007), together with their validation against FEM (Finite Element Method) simulated results and experimental data.

### 2.2 Flexible Straight Suspending Beam

The flexible straight beam model is based on the theory of elasticity (Przemieniecki, 1968) and the deformable suspension is characterized by two nodes, one per each end, including 6 DOFs, 3 linear and 3 angular deformations (or torques). Consequently, the beam has totally 12 DOFs as the schematic in Fig. 2 shows, and the whole static and dynamic behaviour is expressed by the following constitutive equation:

\begin{equation}
\mathbf{F} = \mathbf{KX} + \mathbf{C\dot{X}} + \mathbf{M\ddot{X}}
\end{equation}

where \( \mathbf{F} \) is the 12x1 vector of forces/torques corresponding to the 12 DOFs reported in Fig. 2, \( \mathbf{K} \) is the Stiffness Matrix, describing the elastic behaviour of each DOF, \( \mathbf{M} \) is the Mass Matrix, accounting for the inertial behaviour of each DOF and \( \mathbf{C} \) is the Damping Matrix, modelling the viscous damping effect. Moreover, it must be noticed that \( \mathbf{K}, \mathbf{C}, \) and \( \mathbf{M} \) are multiplied by the 12x1 vector of linear/angular displacements \( \mathbf{X} \) and by its first and second time derivatives, respectively, being the latter two the vectors of velocity and acceleration. It is straightforward that (4) is a generalization of (1) accounting for the whole behaviour of the flexible beam. The \( \mathbf{C} \) matrix is obtained by applying the same squeeze-film damping model adopted in the rigid plate. Finally, the beam model is completed by the electromechanical transduction model that accounts for the capacitance and electrostatic attractive force between the suspended deformable beam and the substrate. It is similar to the one reported in Subsection 2.1, even though it has been modified in order to account for the deformability of the beam. More details about the beam model and its validation are available in (Iannacci, 2007).
3. RF Modelling of a MEMS-based Variable Capacitor

In this section the complete modelling approach involving the RF and electromechanical behaviour of MEMS devices is introduced and discussed. A lumped element network describing the intrinsic RF-MEMS device and all the surrounding parasitic effects will be extracted from S-parameter measured datasets. Moreover, the MEMS device mechanical properties and electromechanical experimental characteristics will be exploited in order to prove the correctness of the RF modelling previously performed.

The specific analyzed RF-MEMS device is a variable capacitor (varactor) manufactured in the FBK RF-MEMS surface micromachining technology (Iannacci et al., 2009, a). An experimental 3D view obtained by means of an optical profiling system is reported in Fig. 3.

Fig. 2. Schematic of the 12 DOFs flexible straight beam. The 6 DOFs (3 linear and 3 angular) at each of the ends A and B are visible.

Fig. 3. 3D view of the studied RF-MEMS varactor obtained by means of an optical profiling system. The colour scale represents the vertical height of the sample.
The variable capacitance that loads the RF line (shunt-to-ground) is realized by a gold plate kept suspended over the underneath fixed electrode by four flexible straight beams. Depending on the DC bias applied between the two plates, the gold one gets closer to the substrate because of the electrostatic attraction, eventually collapsing onto it when the pull-in is reached, thus leading to the maximum capacitance value.

### 3.1 Equivalent Lumped Element Network Extraction

The lumped element network extraction, that is going to be discussed, starts from measured S-parameter datasets (2 ports) collected, on the same sample of Fig. 3, onto a probe station with GSG (ground-signal-ground) probes and an HP 8719C VNA (vector network analyzer) in the frequency range 200 MHz - 13.5 GHz. The controlling DC voltage that biases the suspended MEMS plate is applied directly to the RF probes by means of two bias-Tees. The DUT (device under test) is biased at different (constant) voltage levels. The performed VNA calibration is a SOLT (short, open, load, thru) (Pozar, 2004) on a commercial impedance standard substrate (ISS), i.e. the reference planes are brought to the GSG tips of the two probes. Consequently, the collected S-parameters include the behaviour of the intrinsic variable capacitor (i.e. the MEMS suspended plate) as well as the contribution due to the input/output access CPWs (see Fig. 3) plus parasitic effects, i.e. no de-embedding has been performed. Given these assumptions, we have exploited a well-known technique, usually adopted in microwave transistor modelling (Dambrine et al., 1988) based on the extraction of lumped parasitic elements that are wrapped around the intrinsic device. Fig. 4 shows the schematic of the intrinsic MEMS variable capacitor impedance and of the wrapping lumped element network accounting for the surrounding parasitic effects.

![Fig. 4. Schematic of the lumped element network describing the RF behaviour of the device reported in Fig. 3. The network includes the intrinsic MEMS device and the parasitic effects.](image_url)

The intrinsic MEMS impedance is indicated with $Z_M$, while $Z_{SE}$ and $Z_{SH}$ model the impedance of the access CPWs at the ports P1 and P2. Furthermore, $Z_{VIA}$ models the impedance due to the parasitic effects introduced by the gold to multi-metal through vias (explained in details later) while $L_C$ is a choke inductor (1 mH) necessary in the Spectre simulations to decouple the DC bias from the RF signal. The lumped elements composing $Z_M$, $Z_{SE}$, $Z_{SH}$ and $Z_{VIA}$ are shown in Fig. 5.

The intrinsic MEMS variable capacitor is modelled as a shunt to ground capacitance ($C_{MEMS}$), in parallel with a resistor accounting for small dielectric losses ($R_{MEMS}$) and in series with an inductance ($L_{MEMS}$) accounting for the contribution of the four flexible beam
suspensions (reported in Fig. 5-a). The accessing CPWs are modelled according to a well-known lumped network scheme (Pozar, 2004) shown in Fig. 5-b. It relies on a series RL section, accounting for the resistive losses within the metal and the line inductance respectively, and a parallel RC shunt section to ground, modelling the losses within the substrate and the capacitive coupling between the signal and ground planes through the air and the substrate.

Finally, the network of Fig. 5-c accounts for the parasitic effects due to a technology issue linked to the opening of vias through the oxide. Because of an inappropriate time end-point of the dry etching recipe performed on the batch, a very thin titanium oxide layer lays on the vias deteriorating the quality of the metal-to-metal transition (Iannacci et al., 2009, a). Such unwanted layer introduces additional losses and a series parasitic large capacitance that mainly affects the RF behaviour of the variable capacitor in the low-frequency range (as it will be discussed later in this section). Looking at Fig. 5-c, this non-ideality is modelled with a capacitance (Cvia) in parallel with a resistor (Rpp), that models the losses in the low frequency range, plus a series resistance (Rps) accounting for the losses through the whole frequency span. Once the whole topology of the lumped element network is fixed, the specific values of all its components are tuned by using the optimization software tool available within the Agilent ADS™ framework (Iannacci et al., 2007). Suitable targets aiming at the reduction of the difference between measured and modelled S-parameters are defined. The first optimization run is performed with the S-parameters measured at 0 V bias. The optimized value of the intrinsic MEMS variable capacitor is compared with the analytical one to verify the consistency of the optimizer output. Other optimization runs are performed replacing the target of the first run with the S-parameters measured at applied voltage of 1.25 V, 2.5 V, 3.75 V and so on up to 25 V, i.e. beyond the pull-in voltage of the DUT of Fig. 3 that is around 15 V (see next subsection). The consistency of the extracted lumped element values is monitored step by step. To do this, the extracted intrinsic MEMS capacitance is cross-checked with the analytical value, computed for each voltage, from the vertical displacement known after the experimental measurements (see next subsection). All the element values of the network in Fig. 4, excluded C_{MEMS} and R_{MEMS}, do not show any significant change with the applied voltage. Once all the lumped element values are determined, they are kept fixed and only C_{MEMS} and R_{MEMS} are allowed to change. The
extracted values for all the fixed elements composing the network of Fig. 4-5 are reported in Table 1.

<table>
<thead>
<tr>
<th>Input/output CPW</th>
<th>Via parasitic effects</th>
<th>MEMS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{cpw}$</td>
<td>$L_{cpw}$</td>
<td>$C_{gnd}$</td>
</tr>
<tr>
<td>100 mΩ</td>
<td>122 pH</td>
<td>30 fF</td>
</tr>
</tbody>
</table>

Table 1. Extracted value of the fixed lumped elements composing the sub-networks of Fig. 5.

The four elements composing the CPW short lines show typical values for such a structure realized in a highly conductive metal onto a high-resistivity silicon substrate, as in the case of the DUT. Differently, the parasitic effects introduced by the non-ideal through-oxide vias are rather significant, being the resistive loss quite large (700 mΩ and 2.82 Ω) as well as the $C_{via}$ (134 pF). Finally, the series inductance $L_{MEMS}$ included in the intrinsic RF-MEMS device sub-network (see Fig. 5-a) is 15 pH. The two missing lumped elements in Table 1 are $C_{MEMS}$ and $R_{MEMS}$ as they change depending on the controlling DC voltage applied to the MEMS device. Table 2 reports their extracted values for a few applied voltages in the RF-MEMS varactor not actuated state (minimum capacitance), while Table 3 reports six cases in which the varactor is actuated (maximum capacitance).

<table>
<thead>
<tr>
<th>$V_B = 0$ V</th>
<th>$V_B = 3.75$ V</th>
<th>$V_B = 10$ V</th>
<th>$V_B = 11.25$ V</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{MEMS}$</td>
<td>$C_{MEMS}$</td>
<td>$R_{MEMS}$</td>
<td>$C_{MEMS}$</td>
</tr>
<tr>
<td>645 GΩ</td>
<td>160 fF</td>
<td>956 GΩ</td>
<td>185 fF</td>
</tr>
</tbody>
</table>

Table 2. Extracted $R_{MEMS}$ and $C_{MEMS}$ values (see Fig. 5-a) for different applied bias levels in the varactor not actuated state (low capacitance).

<table>
<thead>
<tr>
<th>$V_B = 25$ V</th>
<th>$V_B = 22.5$ V</th>
<th>$V_B = 20$ V</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{MEMS}$</td>
<td>$C_{MEMS}$</td>
<td>$R_{MEMS}$</td>
</tr>
<tr>
<td>269 GΩ</td>
<td>862 fF</td>
<td>228 GΩ</td>
</tr>
<tr>
<td>$V_B = 17.5$ V</td>
<td>$V_B = 15$ V</td>
<td>$V_B = 12.5$ V</td>
</tr>
<tr>
<td>$R_{MEMS}$</td>
<td>$C_{MEMS}$</td>
<td>$R_{MEMS}$</td>
</tr>
<tr>
<td>276 GΩ</td>
<td>683 fF</td>
<td>268 GΩ</td>
</tr>
</tbody>
</table>

Table 3. Extracted $R_{MEMS}$ and $C_{MEMS}$ values (see Fig. 5-a) for different applied bias levels in the varactor actuated state (high capacitance).

Concerning the $C_{MEMS}$ extracted values in the MEMS not actuated state there is a good agreement with the analytical ones. Indeed, by applying the well-known formula for a parallel plate capacitor, where the area of the DUT is 220x220 µm² and the distance between the electrodes is about 2.7 µm (see next subsection), the capacitance value is ~160 fF as extracted with the method here discussed. Focusing now on the $C_{MEMS}$ extracted in the actuated state (Table 3) it has to be highlighted that the maximum capacitance is always rather low compared to the nominal one. Indeed, when the MEMS suspended plate collapses onto the substrate there is a ~400 nm thick oxide layer between it and the underlying electrode, leading to a maximum capacitance of about 4 pF. However, the
extracted values show a $C_{\text{MAX}}$ about 5 times smaller (862 fF) than the ideal one. Such reduction is mainly caused by two factors, namely, the surfaces roughness and the residual stress within the suspended gold (Iannacci et al., 2009, b). The roughness of the surfaces coming into contact (in this case the gold plate and the underneath oxide) lead to the presence of air between the two faces also when the switch is actuated. This causes the $C_{\text{MAX}}$ to reduce as it is not anymore determined by the oxide layer only, but is given by the contribution of two series capacitors, one due to the oxide layer and the second one due to the residual air layer. Moreover, the mechanical stress that accumulates within the suspended gold during the release step (performed in plasma oxygen), usually is not uniform along the vertical dimension (stress gradient). This causes the central plate of Fig. 3 to be not perfectly planar but rather arched, thus leading to a further reduction of the contact surface and, consequently, of the $C_{\text{MAX}}$. The two just mentioned non-idealities are accounted for by including in the simulations and analytical calculations a constant equivalent air gap as Fig. 6 shows schematically.

Fig. 6. Top image: Schematic cross-section of the actuated RF-MEMS varactor (see Fig. 3). Bottom-left image: Close up of one part of the actuated switch highlighting the surface roughness and the gold bowing induced by the stress gradient (both the effects are exaggerated). Bottom-right image: Equivalent air gap included in the simulations accounting for the just mentioned non-idealities.

After inverting the formula for the oxide and air series capacitances and using the $C_{\text{MAX}}$ extracted value with a biasing level of 15 V (see Table 3), close to the plate release (pull-out), an equivalent air gap of 590 nm is extracted. The correctness of such value will be proven in the next subsection by means of electromechanical simulations. A final consideration has to be considered concerning the $R_{\text{MEMS}}$, reported in Tables 2 and 3, that in all the studied cases shows a very large value, that indicates negligible resistive losses of the intrinsic RF-MEMS varactor. Given this assumption, the $R_{\text{MEMS}}$ can be fixed to a certain value (e.g. 100 GΩ) in all the cases reported in Table 2 and 3 without any accuracy loss of the proposed network.

The network of Fig. 4 has been simulated within ADS with the extracted values reported in Tables 2 and 3, and the results are compared to the S-parameter measurements. The simulated and measured S11 and S21 parameters (reflection and transmission, respectively) are reported for an applied controlling voltage of 3.75 V (varactor not actuated) in Fig. 7 and for an applied bias of 25 V (varactor actuated) in Fig. 8, where the good superposition of the
curves is clearly visible. Concerning the not actuated state (Fig. 7), the influence of the parasitic effects introduced by the through-oxide vias affects both the S11 and S21 parameters up to about 2 GHz, where the reflection presents a minimum around 1 GHz, while it should be monotone, and the transmission increases with the frequency. This behaviour confirms the presence of a large unwanted series capacitance on the RF signal path acting as a spurious DC signals block. On the other hand, in the actuated state (Fig. 8) the isolation (S21) is never better than about 7 dB due to the small value of $C_{\text{MAX}}$ compared to the nominal one and caused by the technology non-idealities already discussed. All the assumptions made up to now in the RF modelling are going to be verified by means of the electromechanical modelling.

![Graph](image1)

**Fig. 7.** Comparison of the measured and extracted (see Fig. 4) S11 and S21 parameter in the MEMS varactor not actuated state.

![Graph](image2)

**Fig. 8.** Comparison of the measured and extracted (see Fig. 4) S11 and S21 parameter in the MEMS varactor actuated state.
3.2 Electromechanical Modelling and Verification

The electromechanical properties of the RF-MEMS varactor discussed up to now are observed once again, starting from experimental data, on the basis of which simulations are tuned and effective values accounting for the non-idealities are extracted. Verification and validation of the method discussed in previous subsection, concerning the RF domain, are reached, as the effective values extracted from electromechanical simulations coincide with the same values adopted in the RF simulations.

Fig. 9-top shows the Spectre schematic of the RF-MEMS varactor composed with the elementary MEMS models previously discussed in Section 2 for the simulation within Cadence. The central plate symbol is wired to four straight beams anchored at the opposite ends. The suspended plate is biased by means of a voltage source available within a Cadence library of standard components. Moreover, looking at Fig. 9-bottom, it is easy to identify the correspondence between the real MEMS device topology and the Spectre schematic.

Fig. 9. Spectre schematic (top image) of the RF-MEMS varactor discussed here and assembled with the elementary components available in the software library discussed in Section 2. The correspondence between the schematic and the real device, reported in the top view measured with an optical profilometer (bottom image), is straightforward.

The RF-MEMS varactor sample of Fig. 3 and Fig. 9-bottom is measured in static regime by means of the afore-mentioned optical profilometer. A triangular symmetric voltage ranging from -20 V up to 20 V (zero mean value) with a frequency of 20 Hz is applied to the DUT. By changing the phase of the stroboscopic illuminator with respect to the biasing signal, it is possible to observe the vertical displacement of the DUT for different bias levels (Novak et al., 2003). This enables the acquisition of the whole experimental pull-in/pull-out characteristic. Subsequently, the schematic of Fig. 9-top is simulated within Spectre (DC
simulation) in order to obtain the same pull-in/pull-out characteristic. A residual air gap of 590 nm is set in the simulation when the plate collapses onto the substrate. Such value comes from the extracted $C_{\text{MAX}}$ discussed in previous subsection. Fig. 10 reports the measured and simulated pull-in/pull-out characteristic of the RF-MEMS varactor, showing a very good agreement of the two curves. In particular, the measured pull-in voltage (~15 V) and pull-out voltage (~9 V) are predicted very accurately by the compact models in Spectre. The characteristics of Fig. 10 show the typical hysteresis of MEMS devices.

$$V_{\text{PO}} = \sqrt{\frac{2kg(t_{\text{ox}} + t_{\text{air}})(t_{\text{air}}\varepsilon_{\text{ox}} + t_{\text{air}}\varepsilon_{\text{air}})}{A\varepsilon_{\text{ox}}\varepsilon_{\text{air}}}}$$

where $t_{\text{air}}$ is the oxide layer thickness, $A$ the electrodes area, $\varepsilon_{\text{ox}}$ and $\varepsilon_{\text{air}}$ the dielectric constant of the oxide and air, respectively. A further confirmation of the DUT non-idealities comes from the observation of Fig. 10. Starting from the pull-in voltage (~15 V) and rising up to 20 V, the vertical quote of the switch is not constant as it would be expected, but tends to decrease of about 200 nm. Interpretation of such an awkward behaviour is straightforward, by knowing that the profiling system determines each point of the pull-in/pull-out characteristic as the mean value of all the vertical quotes measured onto the plate surface. Because of the plate non-planarity schematically shown in Fig. 6, after the plate pulls-in, it tends to get more flat onto the underneath oxide as a result of the attractive force increase.

Fig. 10. Measured static pull-in/pull-out characteristic compared to the one simulated with the schematic of Fig. 9-top within Cadence (DC simulation in Spectre). Arrows help in identifying the pull-in/pull-out hysteresis.

More in details, the good agreement of the measured and simulated pull-in voltage confirms both that the elastic constant $k$ is modelled correctly in the Spectre simulation, and that the initial air gap $g$ is properly set (Iannacci, 2007). After this consideration, the good superposition of the measured and simulated pull-out voltage ($V_{\text{PO}}$) finally confirms that the residual air gap $t_{\text{air}}$, previously extracted from RF measurement, is correct since the $V_{\text{PO}}$ depends on it as follows (Iannacci et al., 2009, b):

$$V_{\text{PO}} = \sqrt{\frac{2kg(t_{\text{ox}} + t_{\text{air}})(t_{\text{air}}\varepsilon_{\text{ox}} + t_{\text{air}}\varepsilon_{\text{air}})}{A\varepsilon_{\text{ox}}\varepsilon_{\text{air}}}}$$

where $t_{\text{air}}$ is the oxide layer thickness, $A$ the electrodes area, $\varepsilon_{\text{ox}}$ and $\varepsilon_{\text{air}}$ the dielectric constant of the oxide and air, respectively. A further confirmation of the DUT non-idealities comes from the observation of Fig. 10. Starting from the pull-in voltage (~15 V) and rising up to 20 V, the vertical quote of the switch is not constant as it would be expected, but tends to decrease of about 200 nm. Interpretation of such an awkward behaviour is straightforward, by knowing that the profiling system determines each point of the pull-in/pull-out characteristic as the mean value of all the vertical quotes measured onto the plate surface. Because of the plate non-planarity schematically shown in Fig. 6, after the plate pulls-in, it tends to get more flat onto the underneath oxide as a result of the attractive force increase.
due to the applied voltage rise. This also explains why the extracted $C_{\text{MAX}}$ values reported in Table 3 are larger for higher applied bias levels.

In conclusion, a few more considerations are necessary to extend the applicability of the method discussed in previous pages. In the particular case discussed in this section, the electromechanical and electromagnetic simulation of the DUT was based upon an on-purpose software tool developed by the author (Iannacci et al., 2005). However, the same method that accounts for the RF-MEMS devices non-idealities here discussed, can be effectively exploited by relying on the use of commercial simulation tools (e.g. FEM-based electromechanical and electromagnetic tools like Ansys$^\text{TM}$, Coventor$^\text{TM}$, Ansoft HFSS$^\text{TM}$ and so on) as well as by simply performing analytical calculations, based on the constitutive equations describing the multi-physical behaviour of RF-MEMS. The benefits of the modelling method here discussed, when dealing with the RF-MEMS design optimization, are straightforward. First of all, in the early design stage, the designer has to deal with a large number of DOFs influencing the electromechanical and electromagnetic performances, hence leading to the identifications of several trade-offs. Availability of a fast analysis method, like the just presented one, enables the designer to quickly identify the main trends linked to the variation of the available DOFs, as well as the parameters that exhibit the most significant influence on the overall RF-MEMS device/network performances. Moreover, starting from the availability of a few experimental datasets, the discussed analysis can be tailored to the effective parameters accounting for the non-idealities of the chosen technology, rather than the nominal ones. This means that the use of FEM tools, typically very accurate but time consuming, can be reserved to the final design stage, when the fine optima are sought, while the rough optimum design can be easily and quickly addressed by following the method discussed in this chapter. Since the presented procedure can be implemented and parameterized with small effort within any software tool for mathematical calculation (e.g. MATLAB$^\text{TM}$), it is going to be synthetically reviewed and schematized as subsequent steps in the next subsection.

### 3.3 Summary of the Whole RF-MEMS Modelling Method

Starting from a lumped element description of the DUT (in this case an RF-MEMS varactor), like the one proposed in Fig. 4-5, the capacitance of the intrinsic MEMS device is known. In the case here discussed the experimental data are S-parameter measurements. However, the MEMS capacitance can also be determined by means of C-V (Capacitance vs. Voltage) measurements in AC regime, by exploiting an LCR-meter. In this case the wrapping network described in Fig. 4 is not necessary, and can be drastically simplified, as at low-frequency most of the lumped components there included are negligible. First of all, starting from the measured/extracted minimum capacitance $C_{\text{MIN}}$ corresponding to a 0 V applied bias, the effective air gap $g_1$ can be extracted by inverting the well-known parallel plate capacitor formula, and the oxide capacitance can be considered negligible:

$$g_1 = \frac{\varepsilon_{\text{air}}A}{C_{\text{MIN}}}$$

(6)
Differently, given the maximum measured/extracted capacitance in the pulled-in state ($C_{\text{MAX}}$), the effective air gap ($t_{\text{air1}}$) due to the surface roughness and gold bowing can be determined by inverting the formula of the oxide plus air series capacitance:

$$t_{\text{air1}} = \frac{\varepsilon_{\text{ox}} A}{C_{\text{MAX}}} - \frac{\varepsilon_{\text{air}}}{\varepsilon_{\text{ox}}} t_{\text{ox}}$$  \hspace{1cm} (7)

Let us now consider the cross-check of the extracted values by means of electromechanical measurements. Starting from the measured pull-in voltage $V_{\text{PI}}$ and the maximum vertical displacement $\Delta Z$, that in the case of Fig. 10 is the quote difference between 0 V and ±16 V applied bias (when the plate collapses onto the lower oxide layer), the effective elastic constant ($k_{\text{eff}}$) accounting for the influence of residual stress on the flexible suspensions is:

$$k_{\text{eff}} = \frac{27 V_{\text{PI}} \varepsilon_{\text{air}} A}{8 (\Delta Z + t_{\text{ox}})^3}$$  \hspace{1cm} (8)

Also in this case the capacitance contribution of the oxide is neglected. Starting from the measured pull-out voltage $V_{\text{PO}}$ and inverting its formula including the (8), the residual air gap $t_{\text{air2}}$ is extracted as follows:

$$t_{\text{air2}} = -\frac{t_{\text{ox}}}{2} \left( 1 + \frac{\varepsilon_{\text{air}}}{\varepsilon_{\text{ox}}} \right) + \frac{t_{\text{ox}}}{4} \left( 1 - \frac{\varepsilon_{\text{air}}}{\varepsilon_{\text{ox}}} \right)^2 + \frac{V_{\text{PO}}^2 \varepsilon_{\text{air}} A}{2 k_{\text{eff}} \Delta Z}$$  \hspace{1cm} (9)

Final verification of the derived effective parameters is performed by comparing their value extracted from electromagnetic/AC measurements and electromechanical experimental data. In particular, it has to be verified that:

$$g_1 \approx t_{\text{ox}} + t_{\text{air2}} + \Delta Z$$  \hspace{1cm} (10)

$$t_{\text{air1}} \approx t_{\text{air2}}$$  \hspace{1cm} (11)

Now that the complete method has been described, next sections will be focused on the report of a few significant examples of its application to modelling problems referred to RF-MEMS devices and network.

4. Mixed-Domain Simulation of a hybrid RF-MEMS/CMOS Voltage Controlled Oscillator (VCO)

One important feature of the discussed MEMS simulation tool is that it enables the analysis of blocks composed by different technologies, namely, RF-MEMS and standard CMOS, within the same Cadence schematic. To this purpose, the example reported in this section concerns the simulation of a hybrid Voltage Controlled Oscillator (VCO) (Tiebout, 2005).
The oscillator is designed in standard CMOS technology and implemented with the design-kit released by AMS© (0.35 μm HBT BiCMOS S35 technology, website: www.austriamicrosystems.com). Whereas, the varactors of the LC-tank are implemented in MEMS technology with the compact models previously shown. The Cadence schematic of the VCO is shown in Fig. 11.

![Fig. 11. Cadence schematic of the hybrid VCO composed by the CMOS oscillator in AMS technology and the RF-MEMS LC-tank.](image)

The two symbols representing the tuneable capacitors are realized with a suspended rigid plate and four straight beams connected to its corners. Each of them corresponds to the Cadence schematic of Fig. 9-top. The two inductors within the LC-tank in Fig. 11 are also included in the design-kit provided by AMS and mentioned above. Two RF-MEMS varactors are included in the symmetric LC-tank scheme, decoupling the controlling voltage from the oscillator RF output. For the same reason, a capacitor (1 pF) is placed between the controlling voltage generator and the voltage supply (V_{DD} = 3.3 V). Depending on the bias applied to the common node between the RF-MEMS varactors, their capacitance changes and consequently the oscillation frequency of the overall VCO. Transient analysis is performed in Spectre for different bias levels lower than the pull-in of the structure in Fig. 9 top (i.e. 15.6 V). The VCO tuning characteristic (frequency vs. biasing voltage) is shown in Fig. 12. The capacitance of each RF-MEMS varactor and the corresponding VCO oscillation frequency are reported in Table 4. The just shown RF-MEMS/CMOS VCO implementation represents a meaningful example about the utilization of the mixed-domain simulation environment here proposed and discussed (Iannacci, 2007).
Fig. 12. VCO oscillation frequency vs. bias applied to the RF-MEMS varactors (tuning characteristic).

<table>
<thead>
<tr>
<th>Bias level (V)</th>
<th>Capacitance (fF)</th>
<th>VCO Frequency (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>597</td>
<td>2508</td>
</tr>
<tr>
<td>1</td>
<td>598</td>
<td>2507</td>
</tr>
<tr>
<td>3</td>
<td>601</td>
<td>2504</td>
</tr>
<tr>
<td>6</td>
<td>611</td>
<td>2492</td>
</tr>
<tr>
<td>12</td>
<td>671</td>
<td>2431</td>
</tr>
<tr>
<td>15</td>
<td>775</td>
<td>2332</td>
</tr>
<tr>
<td>15.5</td>
<td>838</td>
<td>2278</td>
</tr>
</tbody>
</table>

Table 4. VCO oscillation frequency depending of the bias level applied to the RF-MEMS varactors of the LC-tank.

5. Fast Simulation of a Reconfigurable RF-MEMS Power Attenuator

In this section the discussed MEMS compact model library is exploited in order to simulate the RF/electromechanical behaviour of a complex RF-MEMS network, namely, a multi-state reconfigurable RF/Microwave broad-band power attenuator. The network topology and performance have been already presented by the author (Iannacci et Al., 2009, a). The network is based on two resistive branches composed of 6 different resistances each, connected in series. Depending on the state (actuated/not-actuated) of 6 electrostatically controlled suspended gold membranes, it is possible to short selectively one or more resistances, thus modifying the power attenuation of the whole RF-MEMS network. Moreover, the two above mentioned branches can be selected/deselected by two SPDT (single pole double throw) stages in order to include one single resistive load or both in parallel, doubling, in turn, the number of achievable attenuation levels. A microphotograph of the whole fabricated network is reported in the top-left of Fig. 13, where the two resistive branches together with the SPDT sections are highlighted. Moreover, the top-right of Fig. 13 shows a 3D close-up of one branch composed of 6 resistances and 6 suspended membranes, and a further close-up of one single electrostatically controlled MEMS shorting switch. Both these images are obtained with an optical profiling system based on interferometry. The
bottom part of Fig. 13 reports the schematic of the whole RF-MEMS network, composed with the compact models previously discussed, within Cadence for the Spectre simulations.

![Fig. 13. Microphotograph (top-left) of the RF-MEMS reconfigurable attenuator and 3D measured profile of one of the 6 resistive loads branch and of one MEMS suspended membrane (top-right). Spectre schematic (bottom-image) of the whole network composed with the compact models discussed above. The 6 resistive loads are labelled with the letters “a,b,c,d,e,f”. The correspondence between the real network and the schematic is highlighted.](image)

The resistance value for each of the 6 loads, as it results from measurements, is reported in Table 5 (Iannacci et al., 2009, a). The Spectre schematic is completed with extracted lumped element sections similar to the ones of Fig. 4 and 5 (too small to be distinguished in figure), accounting for the short CPW portions included in the network layout (see Fig. 13 top-left).

<table>
<thead>
<tr>
<th></th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>9.3Ω</td>
<td>18.6Ω</td>
<td>18.6Ω</td>
<td>93Ω</td>
<td>206Ω</td>
<td>206Ω</td>
</tr>
</tbody>
</table>

Table 5. Value of the 6 resistive loads included in each branch of the reconfigurable RF-MEMS attenuator of Fig. 13.

Mixed S-parameter/electromechanical simulations are performed in Spectre on the schematic of Fig. 13. In particular, Fig. 14 refers to the RF behaviour of the network when only one of the two branches is selected. Starting from the configuration introducing the maximum attenuation (i.e. none of the 6 membranes is actuated), the MEMS suspended
membranes are actuated (pull-in) in sequence (1, 2, ...6 actuated), showing that when a resistance is shorted the corresponding attenuation level decreases from DC up to 40 GHz.

![Graph of S21 parameter behaviour](image)

Fig. 14. S21 parameter behaviour of the RF-MEMS multi-state attenuator simulated in Spectre. When a MEMS membrane pulls-in, thus shorting the corresponding resistive load, the attenuation level decreases and the shift of the transmission parameter is proportional to the resistance value (see Table 5).

The same schematic has been simulated with both the resistive branches inserted (resistances in parallel). In this case the S-parameter simulation is performed at a single frequency (20 GHz) and the bias DC voltage, controlling each of the 6 shorting suspended membranes, is alternatively swept between 0 and 20 V. Fig. 15 shows the results highlighting the pull-in voltage of the membranes that is around 13 V.

![Graph of S21 parameter behaviour vs. applied bias](image)

Fig. 15. S21 parameter behaviour simulated in Spectre at 20 GHz vs. the DC bias applied to the selecting suspended membranes. The attenuation shift depends on the resistance value.
The S21 parameter change depends on the value of the shorted resistive load. Moreover, it should be noted that the maximum attenuation level (i.e. none of the membranes actuated) is about 16.5 dB (as visible in Fig. 15 for applied voltage lower than the pull-in) while in Fig. 14 it is about 19 dB at 20 GHz. The reason for this difference is that the simulations reported in Fig. 15 refer to both the branches connected in parallel and, consequently, to a lower load resistance.

6. Lumped-Element Network of In-Package Coplanar Wave-Guide Structures

This last section is devoted to the description of the RF behaviour due to the package. Indeed, RF-MEMS devices (as well as MEMS in general) are very fragile against environmental factors (like moisture, dust particles, shocks and so on) due to their characteristics (Gilleo, 2005). Because of these motivations, RF-MEMS devices need to be encapsulated within a package that can just isolate them from the external environment, or even enhance their performance by ensuring specific working conditions. In the latter case, the vacuum condition within the packaged housing for a MEMS resonator increases dramatically its Q-Factor (Nguyen, 2004). In turn, application of a package to RF-MEMS devices introduces additional losses and impedance mismatch, due to the increased signal path and discontinuities, indeed affecting their performances. Given these considerations, the package design and fabrication has to be thought carefully in order to minimize its impact on the RF-MEMS devices/networks performance. The author already presented an approach to the electromagnetic (EM) optimization of the package layout for RF-MEMS within a given technology, based on the implementation of a parameterized 3D model within a commercial FEM-based EM tool, and validated against experimental data (Iannacci et al., 2008). In this section, the focus is going to be concentrated on the RF simulation of the package based on lumped element networks, thus pushing forward the methodology discussed in previous pages, aiming at a complete description of RF-MEMS devices/networks. The structure to be analyzed is a standard CPW (Coplanar Wave-Guide) instead of complete RF-MEMS devices, as they are based on the CPW topology. To this purpose, a CPW has been simulated within the Ansoft HFSS™ EM tool in air at first, and then with the package model described in (Iannacci et al., 2008). Both the CPW and package characteristics, as well as the wafer-to-wafer bonding technique, are based on the technology process available at the DIMES Research Centre (Technical University of Delft, the Netherlands) (Iannacci et al., 2006). In particular, the package is based on vertical through wafer vias for the signal redistribution from the MEMS device wafer to the external world. Fig. 16 shows the HFSS 3D schematic of an uncapped CPW (left-image) and of the same CPW with the package (right-image), where vertical vias and top CPW are visible (the package substrate was hidden to allow the vias view). The CPW reported in Fig. 16 has been first simulated within HFSS without any package. The silicon substrate thickness is 500 µm and its resistivity is 2 KΩ.cm. The CPW is 2 mm long, the signal line width, ground lines width and gap are 100 µm, 700 µm and 50 µm, respectively. Finally, the CPW is realized in a 2 µm thick electrodeposited copper layer. Subsequently, the CPW with package (Fig. 16-right) is simulated and, being the model parameterized, a few features, like vertical vias diameter and lateral distance between the signal and ground vias, were changed. The package is also realized with a 500 µm thick and 2 KΩ.cm silicon substrate and vertical through-wafer vias are opened with the deep reactive ion etching (DRIE) and filled
(electrodeposition) with copper. The top CPWs (see Fig. 16-right) are also made of copper. Their dimensions are the same of the uncapped CPW, apart from the length that is 500 µm, and have been also simulated in HFSS as standalone structures. A lumped element network describing the packaged transmission line is built and its components values are extracted with the ADS optimization tool as previously described in Subsection 3.1.

The extracted network schematic is shown in Fig. 17 where the blocks labelled as “CPW” and “Top CPW” are items available within ADS in order to link the data, simulated in HFSS and provided in Touchstone format, of the CPW of Fig. 16-left and of the top CPW (see Fig. 16-right), respectively. All the other lumped elements are placed in the schematic according to the expected behaviour of each part of the package, i.e. vertical vias, solder bumps, discontinuity between the top CPWs and vertical vias and interaction of the package with the EM field above the capped CPW.

Fig. 16. HFSS schematic of an uncapped CPW (left-image) and of the same CPW with the package (right-image). The package substrate is removed to allow the view of vertical vias.

The extracted network schematic is shown in Fig. 17 where the blocks labelled as “CPW” and “Top CPW” are items available within ADS in order to link the data, simulated in HFSS and provided in Touchstone format, of the CPW of Fig. 16-left and of the top CPW (see Fig. 16-right), respectively. All the other lumped elements are placed in the schematic according to the expected behaviour of each part of the package, i.e. vertical vias, solder bumps, discontinuity between the top CPWs and vertical vias and interaction of the package with the EM field above the capped CPW.

Fig. 17. Schematic of the lumped-element network describing the packaged CPW previously shown in Fig. 16-right.
The ground-signal-ground vertical vias are modelled according to the scheme of a standard CPW (Pozar, 2004) and the corresponding elements within the schematic of Fig. 17 are labelled as: \( R_{VIA} \), \( L_{VIA} \), \( R_{GVIA} \) and \( C_{GVIA} \). The transitions between the top CPW and the vertical vias are modelled as a resistance and inductance in parallel (\( R_{TRS}, L_{TRS} \)) as well as the solder bumps connecting vertical vias with the capped CPW (\( R_{BMP}, L_{BMP} \)). Additional losses and capacitive coupling to ground, induced by the presence of the package above the CPW, are modelled with \( C_{CAP} \) and \( R_{CAP} \) and, finally, the direct input/output coupling through the cap is accounted for by \( R_{IOCP} \) and \( C_{IOCP} \). As initial case, a package with a 500 µm thick silicon substrate, vertical vias diameter of 50 µm and lateral pitch of 250 µm (considered between the centre of the signal and of the ground vias) is taken into account. Starting from the HFSS simulation of such structure, the lumped elements value is extracted within ADS and reported in Table 6, thus validating the topology reported in Fig. 17 in the frequency range from 1 GHz up to 15 GHz.

<table>
<thead>
<tr>
<th>( R_{VIA} )</th>
<th>( L_{VIA} )</th>
<th>( R_{GVIA} )</th>
<th>( C_{GVIA} )</th>
<th>( R_{TRS} )</th>
<th>( L_{TRS} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>110 mΩ</td>
<td>148 pH</td>
<td>630 MΩ</td>
<td>62.6 fF</td>
<td>331 mΩ</td>
<td>41 pH</td>
</tr>
<tr>
<td>( R_{BMP} )</td>
<td>( L_{BMP} )</td>
<td>( C_{CAP} )</td>
<td>( R_{CAP} )</td>
<td>( R_{IOCP} )</td>
<td>( C_{IOCP} )</td>
</tr>
<tr>
<td>9.07 Ω</td>
<td>55 pH</td>
<td>1 fF</td>
<td>200 GΩ</td>
<td>820 GΩ</td>
<td>17.4 fF</td>
</tr>
</tbody>
</table>

Table 6. Values extracted for the elements of the schematic reported in Fig. 17 for a 500 µm thick silicon package, with vias diameter of 50 µm and lateral pitch of 250 µm.

Fig. 18 reports the S11 and S21 parameters comparison between HFSS simulations of the packaged CPW and the network of Fig. 17 with the value reported in Table 6, showing a very good superposition of the curves.

Subsequently, some critical technology degrees of freedom related to the package are alternatively modified in order to validate, on one side, the correctness of the topology reported in Fig. 17, and to analyze the influence of such variations on the network lumped
components. Starting from the lateral via pitch, the whole structure is simulated in HFSS with a value of 200 µm and 300 µm, respectively, smaller and larger compared to the initial case discussed above. The ADS optimization is repeated for these cases and the only parameters allowed to change are $R_{GVIA}$ and $C_{GVIA}$. Their comparison concerning the three vias lateral pitch is reported in Table 7.

<table>
<thead>
<tr>
<th>200 µm vias pitch</th>
<th>250 µm vias pitch</th>
<th>300 µm vias pitch</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{GVIA}$</td>
<td>990 MΩ</td>
<td>$R_{GVIA}$</td>
</tr>
<tr>
<td>$C_{GVIA}$</td>
<td>101 fF</td>
<td>$C_{GVIA}$</td>
</tr>
</tbody>
</table>

Table 7. Values of the coupling capacitance and resistive loss between the signal and ground vias for different vias lateral pitches. The highlighted row corresponds to the most significant parameter exhibiting variations.

As expected, the coupling capacitance between the signal and ground vias increases when the lateral distance is smaller and decreased for a larger pitch. On the other hand, the resistive losses are so small that their variations can be neglected, as already mentioned in Subsection 3.1. However, such elements are kept in the network in order to extend its suitability to lossy substrates. Comparison of the S-parameters behaviour of the HFSS simulations and the network of Fig. 17 with the values reported in Table 7 (not reported here for sake of brevity) shows a good agreement as reported in Fig. 18. Another modified DOF is the via diameter. Starting from the capped CPW with lateral via pitch of 200 µm and silicon substrate thickness of 500 µm, via diameter is increased to 70 µm and 85 µm. In this case all the via parameters ($R_{VIA}$, $L_{VIA}$, $R_{GVIA}$ and $C_{GVIA}$) are allowed to change as well as the ones of the top CPW-to-via discontinuity ($R_{TRS}$, $L_{TRS}$) and via-to-solder bumps discontinuity ($R_{BMP}$, $L_{BMP}$). The extracted values are reported in Table 8.

<table>
<thead>
<tr>
<th>50 µm via diameter</th>
<th>70 µm via diameter</th>
<th>85 µm via diameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{VIA}$</td>
<td>110 mΩ</td>
<td>$R_{VIA}$</td>
</tr>
<tr>
<td>$L_{VIA}$</td>
<td>148 pH</td>
<td>$L_{VIA}$</td>
</tr>
<tr>
<td>$R_{GVIA}$</td>
<td>630 MΩ</td>
<td>$R_{GVIA}$</td>
</tr>
<tr>
<td>$C_{GVIA}$</td>
<td>62.6 fF</td>
<td>$C_{GVIA}$</td>
</tr>
<tr>
<td>$R_{TRS}$</td>
<td>331 mΩ</td>
<td>$R_{TRS}$</td>
</tr>
<tr>
<td>$L_{TRS}$</td>
<td>41 pH</td>
<td>$L_{TRS}$</td>
</tr>
<tr>
<td>$R_{BMP}$</td>
<td>9.07 Ω</td>
<td>$R_{BMP}$</td>
</tr>
<tr>
<td>$L_{BMP}$</td>
<td>55 pH</td>
<td>$L_{BMP}$</td>
</tr>
</tbody>
</table>

Table 8. Values of the via parameters, top CPW-to-via and via-to-solder bumps transitions for vertical vias diameter of 50 µm, 70 µm and 85 µm. The highlighted rows correspond to the most significant parameters exhibiting variations.

As final case, given the via diameter of 50 µm and the lateral pitch of 200 µm, the silicon package thickness is reduced to 400 µm and 300 µm. In this case all the via parameters ($R_{VIA}$, $L_{VIA}$, $R_{GVIA}$ and $C_{GVIA}$) are allowed to change as well as the additional coupling to ground and input/output elements ($C_{CAP}$, $R_{CAP}$, $R_{IOCP}$ and $C_{IOCP}$).
In conclusion, despite a few elements included in the network of Fig. 17 do not show significant changes, the most critical parameters (highlighted in Tables 7-9) change in compliance with physical consideration related to the package geometry variations in the FEM analyses. For example, the vias shunt (to ground) coupling capacitance decreases as the vias lateral pitch increases as well as when the cap thickness lowers. This proves the suitability of the chosen network (Fig. 17). Following the same approach, similar network topologies can be extracted referring to other frequency ranges, depending on the specific application the designer aims at.

### 7. Conclusion

In this chapter several aspects related to the mixed-domain electromechanical and electromagnetic simulation of RF-MEMS devices and network were reported. First of all, a fast simulation tool based on a lumped components MEMS model software library, previously developed by the author, was introduced and discussed. The elementary components, implemented in VerilogA programming language, within the Cadence IC development environment, are the flexible straight beam and the rigid suspended plate electromechanical transducer. Such elements, suitably connected together, allow the composition of complete RF-MEMS topologies and their fast simulation by means of the Spectre simulator.

Subsequently, the exploitation of the just mentioned software tool was discussed referring to an RF-MEMS variable capacitor (varactor), manufactured in the FBK surface micromachining technology. In particular, the model library was used in order to model the electromechanical behaviour (static pull-in/pull-out) of the mentioned varactor, also accounting for the most critical technology non-idealities, namely, residual stress within the electrodeposited gold and the surface roughness.

A methodology has been then discussed in details concerning the RF modelling of the variable capacitor. It is based on the extraction of a lumped-element network, accounting for the behaviour of the intrinsic device (shunt-to-ground tuneable capacitance), plus all the parasitic effects surrounding it, e.g. inductance, losses and coupling due to the input/output short CPW sections. Once the network arrangement is set, values of the lumped components are extracted.
by means of a commercial optimization tool, aiming at reproducing the S-parameters experimental characteristic of the tested device. The appropriateness of the defined network is validated both targeting several measured datasets, where only the intrinsic capacitance changes (collected for different applied bias levels), and comparing the corrective factors needed to account for the non-idealities in the electromechanical and electromagnetic modelling stages. Furthermore, the fast simulation tool use was demonstrated also in the analysis of a hybrid RF-MEMS/CMOS voltage controlled oscillator (VCO).

Subsequently, the lumped element network approach was exploited also to simulate a complex RF-MEMS network, i.e. a reconfigurable RF/Microwave power attenuator, composed by multi-state resistive branches. In order to complete the overview on possible applications of the discussed modelling methodology, a lumped element network was extracted for a packaged CPW, based on FEM simulations of such structure (with and without cap).

By following the sequence suggested in this chapter, it is possible, stage after stage, to model all the critical aspects influencing the RF behaviour of the MEMS-based structures to be analyzed, like parasitic effects due to the device itself as well as introduced by the package, thus leading to a complete and accurate description of the real device that enables, at the same time, very fast simulations.

Application of such an approach eases the design phase that could be significantly speeded up by the definition of parameterized models, accounting for the parasitic effects plus package within a given technology. The just mentioned parametric models can be straightforwardly set up with the notions presented in this chapter. Moreover, the availability of the MEMS software library, developed by the author, would help in pursuing a complete, fast and accurate preliminary design of new MEMS-based RF simple component or networks. However, the method can be exploited even without such tool, as the main formulae describing the electromechanical behaviour of MEMS devices, as well as the non-idealities arising from the specific adopted technology process, were shown in details.

In conclusion, the material presented and discussed in this chapter might be of significant help for those who are involved in the design and performance optimization of RF-MEMS devices and networks. Indeed, the proposed methodology allows the inclusion of significant aspects of real devices, like technology non-idealities and RF parasitic effects, by keeping the simulation time and complexity very low.

Such method is very effective in the initial design optimization, when several degrees of freedom have to be studied, highlighting the trade-offs linking them. However, the method cannot completely replace the use of more accurate FEM tools, but can, in turn, reserve their use to the final optima definition, thus optimizing the time necessary to reach the desired final design, starting from a rough idea about the initial topology that could better suit the application requirements.

8. References

References


Such method is very effective in the initial design optimization, when several degrees of freedom
are real devices, like technology non-idealities and RF parasitic effects, by keeping the simulation
time and complexity very low.

Indeed, the proposed methodology allows the inclusion of significant aspects of
for those who are involved in the design and performance optimization of RF-MEMS devices
specific adopted technology process, were shown in details.

The library, developed by the author, would help in pur suing a complete, fast and accurate
up with the notions presented in this chapter. Moreover, the availability of the MEMS software
by means of a commercial optimization tool, aiming at reproducing the S-parameters,
critical aspects influencing the RF behaviour of the MEMS-based structures to be analyzed,
By following the sequence suggested in this chapter, it is possible, stage after stage, to model all
state resistive branches. In order to complete the overview on possible applications of the
RF-MEMS network, i.e. a reconfigurable RF/Microwave power attenuator, composed by multi-

Subsequently, the lumped element network approach was exploited also to simulate a complex
RF-MEMS capacitive switches.

Furthermore, the fast simulation tool use was demonstrated also in the analysis of a hybrid RF-


RF MEMS capacitive switches. Microwave and Guided Wave Letters, Vol. 8, No. 8,
(Aug. 1998) page numbers (269-271), ISSN 1051-8207

variable capacitor actuated with an electrically floating plate, Proceedings of the IEEE

MEMS toggle-switch based on modified nodal analysis, Proceedings of the
Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS (DTIP 2005),

MEMS Applications, Proceedings of the 39th International Symposium on
USA, Oct. 2006, IMAPS, Washington, DC, USA

Devices for Wireless Applications, Ph.D. Thesis Dissertation, University of Bologna,

MEMS Varactor Based on VerilogA® and Lumped Element Parasitic Network,
Proceedings of the 37th European Microwave Conference (EuMC), pp. 544-547, ISBN
978-2-87487-000-2, Munich, Germany, Oct. 2007, Horizon House Publications Ltd,
London, UK

of an RF-MEMS Wafer-Level Package. Sensors and Actuators A: Physical, Special Issue
(434-441), ISSN 0924-4247

Reconfigurable MEMS-Based Attenuator for Radio Frequency and Microwave
Applications, Proceedings of the IEEE Region 8 EUROCON 2009 Conference, pp. 1201-


This book is based on recent research work conducted by the authors dealing with the design and development of active and passive microwave components, integrated circuits and systems. It is divided into seven parts. In the first part comprising the first two chapters, alternative concepts and equations for multiport network analysis and characterization are provided. A thru-only de-embedding technique for accurate on-wafer characterization is introduced. The second part of the book corresponds to the analysis and design of ultra-wideband low-noise amplifiers (LNA).

How to reference
In order to correctly reference this scholarly work, feel free to copy and paste the following:
